


MSL RAD Front-End-Electronics

RADA PCB layout

Stephan I. Böttcher

v05: November 2, 2006



The RADA board supports the readout of the topmost *Solid State Detector* (SSD) of the RAD instrument.

The board will be mounted in close proximity to the detector, with the backside facing the detector, via three mounting holes.

The particle telescope field of view runs through a hole in the center of the board. The board's outer shape is circular with a diameter of 57 mm, and the central hole is hexagonal with a flat to flat width of 36 mm.

The detector is connected via Teflon insulated wires (AWG 32). These wires will be routed through holes in the RADA board and soldered to pads on the front side. The RADA board connects to a flex strip via a Omnetics Dualobe connector, 25-pin, vertical surface mount receptacle.

The electronics on the RADA board include two *Charge Sensitive Amplifiers* (CSA), four *Fast Shapers* (FSH), a separate detector bias filter for the detector guard ring, and a thermistor.

1 Fabrication

The board shall be made according to IPC 6012 class 3 standards.

1.1 Material

The base material is polyimide glass, Total board thickness $1\text{ mm} \pm 10\%$, with $35\text{ }\mu\text{m}$ copper thickness, surface finish HAL PbSn, with solder masks on both sides, *no* silk screens.

1.2 Design Rules

The minimum trace width is 0.2 mm (8 mil), clearance 0.2 mm (8 mil), the clearance on top surfaces to copper carrying -70 V shall be 0.3 mm (12 mil).

The minimum via hole diameter is 0.4 mm (16 mil), with annular rings of at least 0.25 mm (10 mil) width.

The edge clearance of copper traces and pads is 0.5 mm (20 mil) minimum.

1.3 Layers

The board has four copper layers, with SMD components on both sides. All components which carry AC signal are located on the top side. The backside is filled with a ground plane.

The inner layers are a ground plane and a power routing layer. The layer order is front, ground, power, back. The ground plane has cutouts under the inverting input nodes of the current feedback amplifiers (AD 8005).

Layer order	Gerber file
1 front layer copper	v05.group0.gbr
2 ground layer copper	v05.group3.gbr
3 power layer copper	v05.group4.gbr
4 back layer copper	v05.group1.gbr
board shape	v05.group2.gbr
1 front solder mask	v05.frontmask.gbr
4 back solder mask	v05.backmask.gbr
drill file	v05.plated-drill.cnc
1 front solder paste	(v05.frontpaste.gbr)
4 back solder paste	(v05.backpaste.gbr)
1 front silk screen	(v05.frontsilk.gbr)
4 back silk screen	(v05.backsilk.gbr)
fab, please ignore	(v05.fab.gbr)

The files in parenthesis are PCB tool output not relevant to this board's fabrication.

1.4 Outline

The central hexagonal cutout shall be made with a corner radius not larger than 1 mm.

2 Design

2.1 Tools

The design is done with GNU EDA tools. (<http://www.geda.seul.org/>)
The layout tool is PCB version 20060822. GAF version is 20060824.

2.2 Schematics

The schematics for the CSA and FSH were derived from master schematics (Fig. 2 and 3) by a script which prefixes net names and reference designators with an instance prefix, L1_ and L2_ for the CSAs, and S1L_, S1H_, S2L_, and S2H_ for the shapers. The RADA schematics (Fig. 1) defines connections between the amplifier instances and to the connector, as well as the bias filter and the thermistor.





Figure 1: RADA master schematics: RADA.sch



MSL RAD FEE Charge Sensitive Amplifier (CSA)			
TITLE	\$Id: CSA-1.sch,v 1.21 2006/10/23 16:59:29 bortcher Exp \$	REVISION:	\$Revision: 1.21 \$
FILE:	\$RCSfile: CSA-1.sch,v \$	DRAWN BY:	Stephan I Bortcher
PAGE	1 OF 1		

Figure 2: Charge sensitive amplifier schematics: CSA-1.sch




Figure 3: Fast shaper schematics: FSH-1.sch

2.3 Layout

Fig. 4 to 7 show the copper layer layouts, Fig. 8 and Fig., 9 show front and back pads with silk screen layers.

Each layer is shown at scale 1:1 and expanded to text width.





Figure 4: Front layer copper




Figure 5: Ground layer copper





Figure 6: Power layer copper





Figure 7: Back layer copper




Figure 8: Front layer assembly




Figure 9: Back layer assembly