Solar Orbiter Level 3 Trigger Instruction Set

Stephan I. Böttcher

Revision 5980 Date 2017-03-23 14:31:25 +0100 (Do, 23 Mär 2017)

Contents

1	Arc	hitecture 3
	1.1	Instruction Memory
	1.2	Registers
	1.3	Status Bits
	1.4	Conditional Execution
	1.5	Input
	1.6	Output
2	Opc	rodes 5
	2.1^{-2}	ADD
	2.2	ADDI 7
	2.3	BITC
	2.4	BITS
	2.5	BRNG
	2.6	CMP
	2.7	GOTO
	2.8	HIST
	2.9	LOG
	2.10	MULI
	2.11	NOP
	2.12	PHA
	2.13	POKE
	2.14	STOP 19
	2.15	SUB
	2.16	TRIM

	2.17	Syntax
3	Ass	embler 23
	3.1	Assignments
	3.2	Expressions
		3.2.1 Register expressions
		3.2.2 Functions
	3.3	Directives
	3.4	Opcode Statements
	3.5	Conventions

1 Architecture

1.1 Instruction Memory

The Instruction Memory has room for 1024 opcodes with size 32 bits. The Processor can start executing at any address that is a multiple of 256, i.e., at four entry points hex 0x000, 0x100, 0x200, and 0x300.

The Level 2 trigger shall choose the entry point for each trigger event.

1.2 Registers

The L3 processor has 256 registers. Each command stores its result into the register identified by the eight LSB of the command address. The only exception is the POKE opcode¹, which stores the result into R_d .

An opcode may use the values of up to two registers, R_x and R_y .

If a register is required that is located one or two addresses before the current opcode address, the value will not be fetched from the register file, but uses fastpath state stored in the execution unit.

This may lead to undefined behaviour if the opcode was reached by a recent GOTO, so that the state in the execution unit does not match the register contents. Don't do that.²

The data word size of the registers is 29 bits.³

1.3 Status Bits

In addition to the registers, the processor maintains state in two status bits. The status bit c is changed by the CMP opcodes and by the BITC opcode. The status bit s can only be changed by the BITS opcode.

1.4 Conditional Execution

Every opcode is executed conditionally, depending on the c_2 condition bits in the opcode and the status of C and S. The conditions are

 $^{^{1}}$ or any future extension derived by defining reserved bits of the POKE opcode

²It may be safe and well defined if the target of a GOTO refers to $R_{[.-1]}$ to get the result of the opcode executed just before the GOTO.

³The physical memory size is 36 bits, with 7 bits used for EDAC.

c_2	mnm	condition
00		always
01	ifS	s is set
10	ifN	C is not set
11	ifC	c is set

The result of an opcode that does not meet the condition is the result of the previously executed opcode. This is also true after a GOTO. A POKE opcode that does not execute stores its result into the registers identified by its address, not to the poke destination.

1.5 Input

The event data is loaded into the last 32 registers from address hex 0xe0 to 0xff before the execution is started.

1.6 Output

Two opcodes produce output. HIST is equivalent to an ADD or SUB, and the result will be provided to the outside, to be interpreted as an address to the histogram memory that shall be incremented.

PHA is similar to an ADDI, and the result shall initiate and guide the storage of the raw event data.

2 Opcodes

```
cc00 0000 0--- --- ---- ----
STOP
                              cc00 0000 10-- --- --- ----
NOP
                               cc00 0000 11-- --uu uuuu uuuu ---- ----
GOTO
        u_{10}
                               cc00 0001 ---- ---- xxxx xxxx
        \mathbf{R}_{x}
LOG
        R_d = R_x
POKE
                               cc00 0010 ---- dddd dddd xxxx xxxx
        R_x\{u_5\}
                               cc00 0011 nOSC ---- uuuu xxxx xxxx
BITC
        R_x\{u_5\}
BITS
                              cc00 0011 n1SC ---- u uuuu xxxx xxxx
        R_x\{v_5:u_5\}
                               cc00 0100 ---- --vv vvvu uuuu xxxx xxxx
BRNG
        R_x, u_8, v_8
\operatorname{TRIM}
                               cc00 0101 vvvv vvvv uuuu uuuu xxxx xxxx
        R_x * m_{12} \gg e_4
                               cc00 0110 eeee mmmm mmmm mmmm xxxx xxxx
MULI
        R_x + u_{16}
PHA
                               cc00 0111 uuuu uuuu uuuu uuuu xxxx xxxx
        R_x \gg i_4 + R_y \gg j_4
                              cc00 1000 yyyy yyyy jjjj iiii xxxx xxxx
ADD
        R_x \gg i_4 - R_y \gg j_4
SUB
                              cc00 1001 yyyy yyyy jjjj iiii xxxx xxxx
        R_x \gg i_4 + R_y \gg j_4
HIST
                              cc00 1100 yyyy yyyy jjjj iiii xxxx xxxx
        R_x \gg i_4 - R_y \gg j_4
{\rm HIST}
                              cc00 1101 yyyy yyyy jjjj iiii xxxx xxxx
        R_x + u_8 \ll R_y
CMP
                              cc01 0ooo yyyy yyyy uuuu uuuu xxxx xxxx
        R_x \ll R_y + u_8
                              cc01 1000 yyyy yyyy uuuu uuuu xxxx xxxx
CMP
        R_x + i_{21}
ADDI
                              cc1i iiii iiii iiii iiii xxxx xxxx
```

 c_2 is a condition, depending on two status bits C and S. u_n, v_n, m_n , and e_n are unsigned integers. i_n and j_n are signed 2s-complement numbers. Negative shifts shift into the opposite direction. <=> is any comparison operator, encoded in o_3 . Unassigned - bits are reserved and should be zero. Future extensions may define additional opcodes where some of the reserved bits are non-zero.

2.1ADD

c_2	0	0	1	0	0	0		 R	u			j	4		i	4				F	\mathcal{L}_x		
1 -					l .				9	l			-	l		I -	l	ı	l	l			

Syntax:

ADD
$$R_x \gg i_4 + R_y \gg j_4$$

Result:
$$R_x \cdot 2^{-\mathbf{j}_4} + R_y \cdot 2^{-\mathbf{j}_4}$$

Effect:

Add two register values, each may be shifted before addition by up to eight bits to the left or seven bits to the right.

Caveats:

The result is properly sign extended and overflow is prevented.

ADD
$$\langle RSPEC \rangle$$
 [$\langle BSHIFT \rangle$] '+' $\langle RSPEC \rangle$ [$\langle BSHIFT \rangle$] $\langle BSHIFT \rangle$: {'<<'|'>>'} $\langle MEXPR \rangle$

2.2 ADDI

c_2 1						i ₂₁							F	\mathcal{L}_{x}		
			- 1			1 41			1			1	1	Ĭ.		

Syntax:

addi
$$R_x + i_{21}$$

addi $R_x - i_{21}$

Result:

$$R_x + i_{21}$$

Effect:

Compute the sum of a signed constant and a register value.

Caveats:

The result is properly sign extended and overflow is prevented.

Parser:

addi
$$\langle \mathit{RSPEC} \rangle$$
 [{'+'|'-'} $\langle \mathit{EXPR} \rangle$]

Operators in $\langle EXPR \rangle$ bind stronger than the initial $\{'+'|'-'\}$.

2.3 BITC

Syntax:

BITC ['~']
$$R_x\{u_5\}$$

Result:

 R_x

Effect:

Set the status bit C to the [inverted] value of a bit \mathbf{u}_5 from \mathbf{R}_x . The value is inverted, indicated by $\tilde{}$, when the bit n is set in the opcode.

c	2	0	. 0	0	0	1	1	n	0	0	. 1												R	σ			
1 1	-					1 1						ı	l	l	l	l	ı	l	ı					J.		1 !	1 1

Syntax:

Effect:

Set the status bit C to the [inverted] value of C.

c_2	0	$0_{1}0$	0	1	1	n	0	1,0	0	1									ı					I	R	x		ı		
-------	---	----------	---	---	---	---	---	-----	---	---	--	--	--	--	--	--	--	--	---	--	--	--	--	---	---	---	--	---	--	--

Syntax:

Effect:

Set the status bit C to the [inverted] value of S.

C ₂	0.0	.0.	0.1	. 1	n.0	. 1 .	1			R_r
1 12		1 1		1	I I	1 1		 1 1 1		

Syntax:

Effect:

Set the status bit c to 0, or [1].

Caveats:

There is no syntax support to select R_x when testing the status bits or constants.

2.4 BITS

Syntax:

BITS [
$$\tilde{}$$
] $R_x\{u_5\}$

Result:

 R_x

Effect:

Set the status bit s to the [inverted] value of a bit \mathbf{u}_5 from \mathbf{R}_x . The value is inverted, indicated by $\tilde{}$, when the bit n is set in the opcode.

c_2	0	0.0	, 0,	1,	$1 \mid n$	1	0.	1									$\overline{\mathbf{R}_x}$		
1 1-				- 1		- 1		- 1		1	- 1					- 1			

Syntax:

BITS [~] C

Effect:

Set the status bit s to the [inverted] value of c.

Syntax:

BITS
$$[~]$$
 S

Effect:

Set the status bit s to the [inverted] value of s.

C ₂	0.0	0.0.	0.1	1.1	n_1	. 1	. 1										I			
1 12	- -	1 - 1	- 1	- 1		1		 1 1	- 1	- 1	1	1 1	- 1		l ı	1	- 1	i.u.	 - 1	- 1

Syntax:

Effect:

Set the status bit s to 0, or [1].

Caveats:

There is no syntax support to select R_x when testing the status bits or constants.

BITS ['~']
$$\langle RSPEC \rangle$$
 '{' $\langle EXPR \rangle$ '}' BITS ['~'] { 'C' | 'S' | '0' | '1' }

2.5 BRNG

$[v_5, v_5, v_5, v_5, v_5, v_5, v_5, v_5, $

Syntax:

BRNG $R\{v_5: u_5\}$

Result:

when $v_5 \ge u_5$: R_x with all bits except $\{v_5 : u_5\}$ cleared when $v_5 < u_5$: R_x with bits $\{u_5 - 1 : v_5 + 1\}$ cleared

Effect:

Return the value of \mathbf{R}_x with some bits masked out.

Parser:

BRNG $\langle RSPEC \rangle$ '{' $\langle EXPR \rangle$ [':' $\langle EXPR \rangle$]'}'

2.6 CMP

c_2	0,1	, 0	٥)3,		R	'u				u	8				F	\mathbf{l}_x		
1 1		1		- 1	1		0	ı				-	ı	ı	ı	l			- 1

Syntax:

CMP
$$R_x + u_8 < R_y$$

CMP $R_x + u_8 = R_y$
CMP $R_x + u_8 \le R_y$
CMP $R_x + u_8 > R_y$
CMP $R_x + u_8 \ne R_y$
CMP $R_x + u_8 \ne R_y$

Co	0 1 1	03	R_{at}	Us	R_{σ}
~~	1 0 1 2 1 2	5	1		1 1 1 1 1 1 1 1 1

Syntax:

CMP
$$R_x < R_y + u_8$$

CMP $R_x = R_y + u_8$
CMP $R_x \le R_y + u_8$
CMP $R_x > R_y + u_8$
CMP $R_x \ne R_y + u_8$
CMP $R_x \ge R_y + u_8$

Result:

 \mathbf{R}_x

Effect:

Set status bit C to the result of the comparison.

Caveats:

 $o_3 = 0b\,000$ is always false, $o_3 = 0b\,111$ is always true. There is no syntax to support these cases. Use BITC.

Parser:

CMP
$$\langle RSPEC \rangle$$
 [{'+'|'-'} $\langle EXPR \rangle$] $\langle COP \rangle$ $\langle RPEC \rangle$ CMP $\langle RSPEC \rangle$ $\langle COP \rangle$ $\langle RPEC \rangle$ [{'+'|'-'} $\langle EXPR \rangle$] $\langle COP \rangle$: { '<' | '==' | '<=' | '>' | '!=' | '>=' }

Operators in $\langle EXPR \rangle$ bind stronger than the explicit operators.

2.7 GOTO

	\mathfrak{c}_2	0	0	0	0	0	0	1	1	_	_				u	10							
1	1					ı	l .	ı	l				l .	ı		1 -		ı	ı	ı	l	 	- 1

Syntax:

 $\mathrm{GOTO}\ u_{10}$

Result:

The previous opcodes result.

Effect:

Continue execution at address u_{10} .

Caveats:

A taken GOTO causes a pipeline flush. GOTO target opcodes may get confused by the register fastpath.

Parser:

GOTO $\langle RSPEC \rangle$

2.8 HIST

Syntax:

HIST
$$R_x \gg i_4 + R_y \gg j_4$$

Result:
$$R_x \cdot 2^{-i_4} + R_y \cdot 2^{-j_4}$$

$c_2 = \begin{bmatrix} 0 & 0 & 1 & 1 & 0 & 1 \end{bmatrix}$	R_{u}	i_4 i_4	R_r
		3 4 1	

Syntax:

HIST
$$R_x \gg i_4 - R_y \gg j_4$$

Result:

$$R_x \cdot 2^{-i_4} - R_y \cdot 2^{-j_4}$$

Effect:

Same as ADD or SUB. The result is transferred to the histogram memory $\frac{1}{2}$ as the address of a counter to be incremented.

$$\begin{array}{l} \text{HIST } \langle \textit{RSPEC} \rangle \; [\langle \textit{BSHIFT} \rangle] \; \{ \text{'+'}| \text{'-'} \} \; \langle \textit{RSPEC} \rangle \; [\langle \textit{BSHIFT} \rangle] \\ \langle \textit{BSHIFT} \rangle \; : \; \{ \text{'<<'}| \text{'>>'} \} \; \langle \textit{MEXPR} \; \rangle \end{array}$$

2.9 LOG

$\mid c_2 \mid 0, 0, 0, 0, 0, 1 \mid$	R_x																												1	0.	0.	0.	0.	0.			
---------------------------------------	-------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---	----	----	----	----	----	--	--	--

Syntax:

 $\log R_x$

Result:

 $16\log_2(2\mathbf{R}_x+0.99).$ If $\mathbf{R}_x<0$ return 0.

Effect:

Computes the logarithm of the value of R_x .

Parser:

 $\log \langle RSPEC \rangle$

2.10 MULI

	C 2	0	0	0	. 1	. 1	. 0		е	4						m	19							R	l _r			
1	1-						l	ı	1	T .	1	l	l	l	1	1 '		l	l	l	ı	l	l	l	Ĭ.		1 1	

Syntax:

MULI
$$R_x * m_{12} \gg e_4$$

MULI $R_x * \langle float \rangle$

Result:

$$R_x * \frac{\mathbf{m}_{12}}{2^{\mathbf{e}_4}}$$

Effect:

Multiply R_x with an unsigned constant.

Caveats:

No overflow checks. A $\langle float \rangle$ may be given instead of the explicit mantissa and exponents of the factor. The assembler will compute the best representation of the $\langle float \rangle$ in terms of m_{12} and e_4 .

Parser:

MULI
$$\langle RSPEC \rangle$$
 '*' $\langle MEXPR \rangle$ ['>>' $\langle AEXPR \rangle$]

The explicit toplevel operator '*' binds stronger than the explicit '>>'.

2.11 NOP

c_2	$0_{1}0_{1}0_{1}0_{1}0_{1}0$	1_0	
-------	------------------------------	-----	--

Syntax:

NOP

Result:

The previous opcodes result.

Effect:

None. May be useful as a GOTO target.

Parser:

NOP

2.12 PHA

Syntax:

Pha
$$R_x + u_{16}$$

Result:

$$R_x + u_{16}$$

Effect:

Like ADDI, the result is transmitted to the event data storage unit, to guide the storage of *Pulse Height Analysis* records.

Caveats:

The constant u_{16} is unsigned.

Parser:

рна
$$\langle RSPEC \rangle$$
 [$\{$ '+' $|$ '-' $|$ ',' $\}$ $\langle EXPR \rangle$]

Operators in $\langle \mathit{EXPR} \, \rangle$ bind stronger than the initial $\{\, '+' \, |\, '-' \, \}.$

2.13 POKE

$[C_2 \mid U_1$			R_d	R_r
---	--	--	-------	-------

Syntax:

Poke $R_d = R_x$

Result:

None

Effect:

Stores the value of R_x into register R_d , but not into the normal result register identified by the instruction address. If the condition is not true, the last opcodes result *will* be stored into the normal result register.

Parser:

Poke $\langle RSPEC \rangle$ '=' $\langle RSPEC \rangle$

2.14 STOP

Syntax:

STOP

Result:

The previous opcodes result, but who cares?

Effect:

The execution of the trigger processor stops. The processor becomes ready for a new event.

Parser:

STOP

2.15SUB

c_2	0	0	1	0	0	, 1			R	u			j	.4		i	.4			F	ζ_x		
1 1	- 1				l		1			9	l		"	-	l		I -	ı	l	l			

Syntax:

SUB
$$R_x \gg i_4 - R_y \gg j_4$$

Result:
$$\mathbf{R}_x \cdot 2^{-\mathbf{j}_4} - \mathbf{R}_y \cdot 2^{-\mathbf{j}_4}$$

Effect:

Subtract two register values, each may be shifted before subtraction by up to eight bits to the left or seven bits to the right.

Caveats:

The result is properly sign extended and overflow is prevented.

SUB
$$\langle RSPEC \rangle$$
 [$\langle BSHIFT \rangle$] '-' $\langle RSPEC \rangle$ [$\langle BSHIFT \rangle$] $\langle BSHIFT \rangle$: {'<<'|'>>'} $\langle MEXPR \rangle$

2.16 TRIM

c_2) ($0,0,0,1,0,1$ v_8									u	8			\mathbb{R}_x												
1 1	- 1							1			_	1	l		l		_	l	l	ı		1		~			

Syntax:

TRIM
$$R_x$$
, u_8 , v_8

Result:

$$\begin{array}{ll} \text{when } \mathbf{R}_x \leq \mathbf{u}_8 & : \ \mathbf{0} \\ \text{when } \mathbf{u}_8 \leq \mathbf{R}_x \leq \mathbf{u}_8 + \mathbf{v}_8 : \ \mathbf{R}_x - \mathbf{u}_8 \\ \text{when } \mathbf{v}_8 \leq \mathbf{R}_x & : \ \mathbf{v}_8 \end{array}$$

Effect:

Return R_x , limited to a range, offset to zero.

TRIM
$$\langle RSPEC \rangle$$
 ',' $\langle EXPR \rangle$ ',' $\langle EXPR \rangle$

2.17 Syntax

Optional parts are set in square brackets [...]. Parts set in double square brackets may appear any number of times. Alternatives are set in curly brackets and separated by bars $\{...|...\}$.

```
 \langle LINE \rangle : \left[ \left\{ \langle ASSIGN \rangle \mid \langle COMMAND \rangle \mid \langle DIRECTIVE \rangle \right\} \right] \left[ \left\{ "#" \mid """"" \right\} \langle COMMENT \rangle \right] \\ \langle ASSIGN \rangle : \langle ID \rangle "=" \langle EXPR \rangle \\ \langle COMMAND \rangle : \left[ \langle ID \rangle "=" \right] \left[ \langle COND \rangle \right] \langle INSTR \rangle \\ \langle COND \rangle : \left[ \left\{ "ifC" \mid "ifS" \mid "ifN" \mid "if1" \right\} \right] \\ \langle INSTR \rangle : \langle MEMONIC \rangle \left[ \langle PARAMETERS \rangle \right], \text{ see previous sections} \\ \langle EXPR \rangle : \langle AEXPR \rangle \left[ \left\{ "<" \mid ">>" \right\} \langle AEXPR \rangle \right] \\ \langle AEXPR \rangle : \langle MEXPR \rangle \left[ \left[ \left\{ "+" \mid "-" \right\} \langle MEXPR \rangle \right] \right] \\ \langle MEXPR \rangle : \langle EEXPR \rangle \left[ \left[ \left\{ "+" \mid "-" \right\} \langle ID \rangle \mid \langle NUM \rangle \mid \langle REG \rangle \mid \langle FUNC \rangle \mid "(" \langle EXPR \rangle ")" \right\} \\ \langle REG \rangle : "R" " \left[ \left[ \langle EXPR \rangle " \right] " \\ \langle ID \rangle : " / \left[ .a-zA-Z \right] \left[ .a-zA-Z0-9_- \right] + /" \\ \langle NUM \rangle : \text{float}(\cdot) \mid \text{int}(\cdot,0) \\ \langle FUNC \rangle : "\$" \langle ID \rangle " (" \langle EXPR \rangle \left[ \left[ "," \langle EXPR \rangle \right] \right] ")" \\ \langle CEXPR \rangle : \langle EXPR \rangle \left[ \left[ \langle COP \rangle \langle EXPR \rangle \right] \right] \end{aligned}
```

Expressions can have three different types, integer, float, and register. An $\langle RSPEC \rangle$ must be of type register. All other expressions in $\langle PARAMETERS \rangle$ must be integer, except for a MULI factor without explicit shift, which may be a float.

3 Assembler

The assembler 13.py parses a program and yields the opcodes in hexadecimal notation. A program consists of a stream of lines. A line can be

- a comment,
- an assignment,
- a directive,
- an opcode statement.

A comment is a line that contains only whitespace up to the first # character. Other lines may contain comments after a #, except for some directives.

A sequence of three double quotes is also treated as a comment, up to the end of the line. This allows to hide assembly statements from Python, for example to load constant definitions into a python script.

3.1 Assignments

An assignment has the form

```
\langle identifier \rangle = \langle expression \rangle
```

An $\langle identifier \rangle$ is a name composed of letters, digits, underscore and periods. It must not start with a digit. Case is significant.

The period by itself is an identifier that represents the current instruction memory address. This can and should be the target of an assignment. The address increments after each opcode instruction.

Identifiers may be redefined. The last definition preceding the current line is used. Identifiers subject to a .forward directive shall not be explicitly defined multiple times.

3.2 Expressions

An $\langle expression \rangle$ can be composed of identifiers, numbers, function calls and register addresses, combined with operators and parenthesis.

Numbers can be any Python integer constants or floats. Floats are not supported everywhere. Floats are mostly useful as arguments for the MULI opcode, directly or via identifiers.

3.2.1 Register expressions

A register value represents a command address and its associated result register. An expression of type register is any identifier that represents such a value, or a term of the form $R[\langle expression \rangle]$. The difference of two register values is an integer. The sum of a register and an integer is a register. No further math is allowed with register values.

To cast any expression to a register, put it into an R[]. To cast a register expression to an integer, subtract R[0].

3.2.2 Functions

An expression can call functions. Function names must be preceded with a \$ sign.

\$LOG(): compute a logarithm base 2, just the same as the $\langle LOG \rangle$ instruction, yield an integer.

\$log2(): compute the logarithm to base 2, yield a float.

\$floor(): yield an integer.

\$ceil(): yield an integer.

\$power(b,x): compute the power b^x .

3.3 Directives

A directive starts with one of the following reserved identifiers:

.print $\langle text \rangle$

Print the remaining line to the diagnostic output. Substrings of the form \$IDENDIFIER or \${IDENTIFIER} are substituted by the value of the identifier, which must be defined.

.include $\langle filename \rangle$

The rest of the line must be a filename. The directive is replaced by the contents of the file. Includes can be nested to any depth.

.forwardfile $\langle filename \rangle$

Open an auxiliary file for forward declarations.

The rest of the line must be a filename that may not necessarily exist and that may be written or replaced by the assembler at the end of the compilation. The contents of the file is included, if it exists. A new file is opened for writing, with .new appended to the filename.

At the end of the compilation the new file replaces the old one when any .forward mismatches were detected.

```
.forward \langle identifier \rangle
```

Declare a identifier that is used before it is defined.

A .forwardfile directive must precede any .forward directive.

The next token on the line must be an identifier. If the identifier is not defined, it will be defined with the value 0. The identifier is then marked as a forward declaration. If the identifier is later redefined, an assignment will be written to the forwardfile. If the new value differs from the old value, a warning is emitted, and the forwardfile is marked for replacement.

In the first assembly run, the forwardfile will not exist, most forward declarations will mismatch, and the new forwardfile will be saved. In the following runs, the forward declarations will be defined by the inclusion of the existing forwardfile. Unless the program changed, no mismatches will happen, and the program will assemble properly. The forwardfile will not be replaced, to not confuse the Makefile.

```
.name \langle identifier \rangle
```

Set the name of the current source file, to assign a version to this source.

Set the version string for this source file. Put the Subversion \$Revision\$ on this line.

```
.if ⟨expression⟩
.ifdef \langle identifier \rangle
.ifndef \langle identifier \rangle
.elseif \langle expression \rangle
.else
.endif
```

Conditional assembly.

3.4 Opcode Statements

An assembly statement has the form

```
[\langle identifier \rangle =] [\langle condition \rangle] \langle mnemonic \rangle [\langle arguments \rangle]
```

with optional items in square brackets. The optional assignment defines the identifier with the value of the instruction address. It is shortcut for an assignement

```
\langle identifier \rangle = .
```

preceding the assembly statement. The identifier can later be used as a register specification or GOTO target.

The $\langle condition \rangle$ can be if1, ifC, ifN, or ifS, and defaults to if1 (unconditional).

The $\langle mnemonic \rangle$ is a reserved identifier, all uppercase letters, any of the names of the opcodes described in the previous section.

The $\langle argument \rangle$, if any, contains constants, register specifications, and punctuation according to the syntax described above for each opcode.

A register can be specified as an identifier, or as

```
R[\langle expression \rangle]
```

with literal uppercase R and square brackets. The expression must resolve to the register address. Two higher bits are ignored.

Any constant can be specified as an $\langle expression \rangle$.

Most constants with the associated operators in the syntax definitions are optional and default to a neutral value.

Some register specifications are optional and default to the identifier z.

3.5 Conventions

Programs should start with

```
Z = SUB . - .
```

to initialize a register with value zero.