

Solar Orbiter Level 3 Trigger Instruction Set

Stephan I. Böttcher

Revision 5980

Date 2017-03-23 14:31:25 +0100 (Do, 23 Mär 2017)

Contents

1	Architecture	3
1.1	Instruction Memory	3
1.2	Registers	3
1.3	Status Bits	3
1.4	Conditional Execution	3
1.5	Input	4
1.6	Output	4
2	Opcodes	5
2.1	ADD	6
2.2	ADDI	7
2.3	BITC	8
2.4	BITS	9
2.5	BRNG	10
2.6	CMP	11
2.7	GOTO	12
2.8	HIST	13
2.9	LOG	14
2.10	MULI	15
2.11	NOP	16
2.12	PHA	17
2.13	POKE	18
2.14	STOP	19
2.15	SUB	20
2.16	TRIM	21

2.17 Syntax	22
3 Assembler	23
3.1 Assignments	23
3.2 Expressions	23
3.2.1 Register expressions	24
3.2.2 Functions	24
3.3 Directives	24
3.4 Opcode Statements	26
3.5 Conventions	26

1 Architecture

1.1 Instruction Memory

The Instruction Memory has room for 1024 opcodes with size 32 bits. The Processor can start executing at any address that is a multiple of 256, i.e., at four entry points hex 0x000, 0x100, 0x200, and 0x300.

The Level 2 trigger shall choose the entry point for each trigger event.

1.2 Registers

The L3 processor has 256 registers. Each command stores its result into the register identified by the eight LSB of the command address. The only exception is the POKE opcode¹, which stores the result into R_d .

An opcode may use the values of up to two registers, R_x and R_y .

If a register is required that is located one or two addresses before the current opcode address, the value will not be fetched from the register file, but uses fastpath state stored in the execution unit.

This may lead to undefined behaviour if the opcode was reached by a recent GOTO, so that the state in the execution unit does not match the register contents. Don't do that.²

The data word size of the registers is 29 bits.³

1.3 Status Bits

In addition to the registers, the processor maintains state in two status bits.

The status bit **c** is changed by the CMP opcodes and by the BITC opcode. The status bit **s** can only be changed by the BITS opcode.

1.4 Conditional Execution

Every opcode is executed conditionally, depending on the c_2 condition bits in the opcode and the status of **C** and **S**. The conditions are

¹or any future extension derived by defining reserved bits of the POKE opcode

²It may be safe and well defined if the target of a GOTO refers to $R_{[-1]}$ to get the result of the opcode executed just before the GOTO.

³The physical memory size is 36 bits, with 7 bits used for EDAC.

c ₂	mmm	condition
00		always
01	ifS	S is set
10	ifN	C is not set
11	ifC	C is set

The result of an opcode that does not meet the condition is the result of the previously executed opcode. This is also true after a GOTO. A POKE opcode that does not execute stores its result into the registers identified by its address, not to the poke destination.

1.5 Input

The event data is loaded into the last 32 registers from address hex 0xe0 to 0xff before the execution is started.

1.6 Output

Two opcodes produce output. HIST is equivalent to an ADD or SUB, and the result will be provided to the outside, to be interpreted as an address to the histogram memory that shall be incremented.


PHA is similar to an ADDI, and the result shall initiate and guide the storage of the raw event data.

2 Opcodes

STOP		cc00	0000	0---	----	----	----	----	----
NOP		cc00	0000	10--	----	----	----	----	----
GOTO	u_{10}	cc00	0000	11--	--uu	uuuu	uuuu	----	----
LOG	R_x	cc00	0001	----	----	----	----	xxxx	xxxx
POKE	$R_d = R_x$	cc00	0010	----	----	dddd	dddd	xxxx	xxxx
BITC	$R_x\{u_5\}$	cc00	0011	n0SC	----	---u	uuuu	xxxx	xxxx
BITS	$R_x\{u_5\}$	cc00	0011	n1SC	----	---u	uuuu	xxxx	xxxx
BRNG	$R_x\{v_5 : u_5\}$	cc00	0100	----	--vv	vvvv	uuuu	xxxx	xxxx
TRIM	R_x, u_8, v_8	cc00	0101	vvvv	vvvv	uuuu	uuuu	xxxx	xxxx
MULI	$R_x * m_{12} \gg e_4$	cc00	0110	eeee	mmmm	mmmm	mmmm	xxxx	xxxx
PHA	$R_x + u_{16}$	cc00	0111	uuuu	uuuu	uuuu	uuuu	xxxx	xxxx
ADD	$R_x \gg i_4 + R_y \gg j_4$	cc00	1000	yyyy	yyyy	jjjj	iiii	xxxx	xxxx
SUB	$R_x \gg i_4 - R_y \gg j_4$	cc00	1001	yyyy	yyyy	jjjj	iiii	xxxx	xxxx
HIST	$R_x \gg i_4 + R_y \gg j_4$	cc00	1100	yyyy	yyyy	jjjj	iiii	xxxx	xxxx
HIST	$R_x \gg i_4 - R_y \gg j_4$	cc00	1101	yyyy	yyyy	jjjj	iiii	xxxx	xxxx
CMP	$R_x + u_8 <=> R_y$	cc01	0ooo	yyyy	yyyy	uuuu	uuuu	xxxx	xxxx
CMP	$R_x <=> R_y + u_8$	cc01	1ooo	yyyy	yyyy	uuuu	uuuu	xxxx	xxxx
ADDI	$R_x + i_{21}$	cc1i	iiii	iiii	iiii	iiii	iiii	xxxx	xxxx

c_2 is a condition, depending on two status bits C and S. u_n , v_n , m_n , and e_n are unsigned integers. i_n and j_n are signed 2s-complement numbers. Negative shifts shift into the opposite direction. $<=>$ is any comparison operator, encoded in o_3 . Unassigned - bits are reserved and should be zero. Future extensions may define additional opcodes where some of the reserved bits are non-zero.

2.1 ADD



Syntax:

ADD $R_x \gg i_4 + R_y \gg j_4$

Result:

$$R_x \cdot 2^{-i_4} + R_y \cdot 2^{-j_4}$$

Effect:

Add two register values, each may be shifted before addition by up to eight bits to the left or seven bits to the right.


Caveats:

The result is properly sign extended and overflow is prevented.

Parser:

ADD $\langle RSPEC \rangle [\langle BSHIFT \rangle] '+' \langle RSPEC \rangle [\langle BSHIFT \rangle]$
 $\langle BSHIFT \rangle : \{ '<<' | '>>' \} \langle MEXPR \rangle$

2.2 ADDI



Syntax:

$\text{ADDI } R_x + i_{21}$
 $\text{ADDI } R_x - i_{21}$

Result:

$R_x + i_{21}$

Effect:

Compute the sum of a signed constant and a register value.

Caveats:

The result is properly sign extended and overflow is prevented.

Parser:

$\text{ADDI } \langle RSPEC \rangle [\{ '+' | '-' \} \langle EXPR \rangle]$

Operators in $\langle EXPR \rangle$ bind stronger than the initial $\{ '+' | '-' \}$.

2.3 BITC

c_2	0	0	0	0	1	1	n	0	0	0			u_5			R_x				
-------	---	---	---	---	---	---	-----	---	---	---	--	--	-------	--	--	-------	--	--	--	--

Syntax:

$$\text{BITC } [\sim] \text{ } R_x\{u_5\}$$

Result:

 R_x

Effect:

Set the status bit C to the [inverted] value of a bit u_5 from R_x . The value is inverted, indicated by \sim , when the bit n is set in the opcode.

c_2	0	0	0	0	1	1	n	0	0	1									R_x								
-------	---	---	---	---	---	---	-----	---	---	---	--	--	--	--	--	--	--	--	-------	--	--	--	--	--	--	--	--

Syntax:

BITC $\left[\sim \right]$ C

Effect:

Set the status bit C to the [inverted] value of C.

[illegible]

Syntax:

BITC $[\sim]$ S

Effect:

Set the status bit C to the [inverted] value of s.

[illegible]

Syntax:

BITC $[\sim]$ 0|1

Effect:

Set the status bit C to 0, or [1].

Caveats:

There is no syntax support to select R_x when testing the status bits or constants.

Parser:

$$\begin{array}{l} \text{BITC} \left[\text{'}\sim\text{'}\right] \langle RSPEC \rangle \text{'}\{ \text{'}\langle EXPR \rangle \text{'}\} \text{'}, \\ \text{BITC} \left[\text{'}\sim\text{'}\right] \left\{ \text{'}\mathbf{C}\text{'}\mid \text{'}\mathbf{S}\text{'}\mid \text{'}\mathbf{0}\text{'}\mid \text{'}\mathbf{1}\text{'}\right\} \end{array}$$

2.4 BITS

c_2	0	0	0	0	1	1	n	1	0	0						u_5						R_x								
-------	---	---	---	---	---	---	-----	---	---	---	--	--	--	--	--	-------	--	--	--	--	--	-------	--	--	--	--	--	--	--	--

Syntax:

$$\text{BITS } [\sim] \text{ } \mathcal{R}_x\{\mathbf{u}_5\}$$

Result:

 R_x

Effect:

Set the status bit s to the [inverted] value of a bit u_5 from R_x . The value is inverted, indicated by \sim , when the bit n is set in the opcode.

c_2	0	0	0	0	1	1	n	1	0	1						R_x					
-------	---	---	---	---	---	---	-----	---	---	---	--	--	--	--	--	-------	--	--	--	--	--

Syntax:

BITS $[\sim]$ C

Effect:

Set the status bit **S** to the [inverted] value of **C**.

c_2	0	0	0	0	1	1	n	1	1	0																			R_x						
-------	---	---	---	---	---	---	-----	---	---	---	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	-------	--	--	--	--	--	--

Syntax:

BITS $[\sim]$ S

Effect:

Set the status bit `s` to the [inverted] value of `s`.

c_2	0	0	0	0	1	1	n	1	1	1								R_x						
-------	---	---	---	---	---	---	-----	---	---	---	--	--	--	--	--	--	--	-------	--	--	--	--	--	--

Syntax:

BITS $[\sim]$ 0|1

Effect:

Set the status bit s to 0, or [1].

Caveats:

There is no syntax support to select R_x when testing the status bits or constants.

Parser:

$$\begin{array}{l} \text{BITS } [\sim] \langle RSPEC \rangle \{ \langle EXPR \rangle \} \\ \text{BITS } [\sim] \{ 'C' \mid 'S' \mid '0' \mid '1' \} \end{array}$$

2.5 BRNG

c_2	0	0	0	1	0	0			v_5		u_5			R_x						
-------	---	---	---	---	---	---	--	--	-------	--	-------	--	--	-------	--	--	--	--	--	--

Syntax:

BRNG $R\{\mathbf{v}_5 : \mathbf{u}_5\}$

Result:

when $\mathbf{v}_5 \geq \mathbf{u}_5$: R_x with all bits except $\{\mathbf{v}_5 : \mathbf{u}_5\}$ cleared

when $\mathbf{v}_5 < \mathbf{u}_5 : R_x$ with bits $\{\mathbf{u}_5 - 1 : \mathbf{v}_5 + 1\}$ cleared

Effect:

Return the value of R_x with some bits masked out.

Parser:

$$\text{BRNG } \langle RSPEC \rangle \rightarrow \{ \langle \text{' } \rangle \langle \text{' : ' } \rangle \langle \text{' } \rangle \langle \text{' : ' } \rangle \langle \text{' } \rangle \}$$

2.6 CMP

c_2	0	1	0	o_3	R_y			u_8			R_x		
-------	---	---	---	-------	-------	--	--	-------	--	--	-------	--	--

Syntax:

$$\text{CMP } R_x + u_8 < R_y$$
$$\text{CMP } R_x + u_8 = R_y$$
$$\text{CMP } R_x + u_8 \leq R_y$$

CMP $R_x + u_8 > R_y$

CMP $R_x + u_8 \neq R_y$

$$\text{CMP } R_x + u_8 \geq R_y$$

c_2	0	1	1	o_3	R_y	u_8	R_x
-------	---	---	---	-------	-------	-------	-------

Syntax:

CMP $R_x < R_y + u_8$

CMP $R_x = R_y + \mathbf{u}_8$

$$\text{CMP } R_x \leq R_y + u_8$$

CMP $R_x > R_y + u_8$

CMP $R_x \neq R_y + u_8$

$$\text{CMP } R_x \geq R_y + u_8$$

Result:

 R_x

Effect:

Set status bit C to the result of the comparison.

$\mathbf{o}_3 = 0b\,000 :$	0	$\mathbf{o}_3 = 0b\,100 :$	$>$
$\mathbf{o}_3 = 0b\,001 :$	$<$	$\mathbf{o}_3 = 0b\,101 :$	\neq
$\mathbf{o}_3 = 0b\,010 :$	$=$	$\mathbf{o}_3 = 0b\,110 :$	\geq
$\mathbf{o}_3 = 0b\,011 :$	\leq	$\mathbf{o}_3 = 0b\,111 :$	1

Caveats:


$\mathbf{o}_3 = 0b\,000$ is always false, $\mathbf{o}_3 = 0b\,111$ is always true. There is no syntax to support these cases. Use BITC.

Parser:

$$\text{CMP} \langle RSPEC \rangle [\{ ' + ' | ' - ' \} \langle EXPR \rangle] \langle COP \rangle \langle RPEC \rangle$$
$$\text{CMP} \langle RSPEC \rangle \langle COP \rangle \langle RPEC \rangle [\{ ' + ' | ' - ' \} \langle EXPR \rangle]$$
$$\langle COP \rangle : \{ ' < ' \mid ' == ' \mid ' < = ' \mid ' > ' \mid ' ! = ' \mid ' > = ' \}$$

Operators in $\langle EXPR \rangle$ bind stronger than the explicit operators.

2.7 GOTO



Syntax:

GOTO u₁₀

Result:

The previous opcodes result.

Effect:

Continue execution at address \mathbf{u}_{10} .

Caveats:

A taken GOTO causes a pipeline flush. GOTO target opcodes may get confused by the register fastpath.

Parser:

GOTO *RSPEC*

2.8 HIST

c_2	0	0	1	1	0	0	R_y	j_4	i_4	R_x
-------	---	---	---	---	---	---	-------	-------	-------	-------

Syntax:

$$\text{HIST } R_x \gg \mathbf{i}_4 + R_y \gg \mathbf{j}_4$$

Result:

$$R_x \cdot 2^{-i_4} + R_y \cdot 2^{-j_4}$$

c_2	0	0	1	1	0	1			R_y				j_4		i_4			R_x			
-------	---	---	---	---	---	---	--	--	-------	--	--	--	-------	--	-------	--	--	-------	--	--	--

Syntax:

$$\text{HIST } R_x \gg i_4 - R_y \gg j_4$$

Result:

$$R_x \cdot 2^{-i_4} - R_y \cdot 2^{-j_4}$$

Effect:

Same as ADD or SUB. The result is transferred to the histogram memory as the address of a counter to be incremented.

Parser:

$$\begin{array}{c} \text{HIST } \langle RSPEC \rangle [\langle BSHIFT \rangle] \{ ' + ' | ' - ' \} \langle RSPEC \rangle [\langle BSHIFT \rangle] \\ \langle BSHIFT \rangle : \{ ' < < ' | ' > > ' \} \langle MEXPR \rangle \end{array}$$

2.9 LOG

c_2	0	0	0	0	0	0	1		R_x
-------	---	---	---	---	---	---	---	--	-------

Syntax:

LOG R_x

Result:

$16 \log_2(2R_x + 0.99)$. If $R_x < 0$ return 0.

Effect:

Computes the logarithm of the value of R_x .

Parser:

 $\text{LOG } \langle RSPEC \rangle$

2.10 MULI

c_2	0	0	0	1	1	0	e_4	m_{12}						R_x					
-------	---	---	---	---	---	---	-------	----------	--	--	--	--	--	-------	--	--	--	--	--

Syntax:

MULI $R_x * m_{12} \gg e_4$
MULI $R_x * \langle float \rangle$

Result:

$$R_x * \frac{m_{12}}{2e_4}$$

Effect:

Multiply R_x with an unsigned constant.

Caveats:

No overflow checks. A $\langle float \rangle$ may be given instead of the explicit mantissa and exponents of the factor. The assembler will compute the best representation of the $\langle float \rangle$ in terms of \mathbf{m}_{12} and \mathbf{e}_4 .

Parser:

$$\text{MULTI } \langle RSPEC \rangle \text{ ' * ' } \langle MEXPR \rangle [\text{ ' > > ' } \langle AEXPR \rangle]$$

The explicit toplevel operator `'*'` binds stronger than the explicit `'>>'`.

2.11 NOP

[illegible]

Syntax:

NOP

Result:

The previous opcodes result.

Effect:

None. May be useful as a GOTO target.

Parser:

NOP

2.12 PHA

c_2	0	0	0	1	1	1	u_{16}										R_x									
-------	---	---	---	---	---	---	----------	--	--	--	--	--	--	--	--	--	-------	--	--	--	--	--	--	--	--	--

Syntax:

PHA $R_x + u_{16}$

Result:

$$\mathbf{R}_x + \mathbf{u}_{16}$$

Effect:

Like ADDI, the result is transmitted to the event data storage unit, to guide the storage of *Pulse Height Analysis* records.

Caveats:


The constant `u16` is unsigned.

Parser:

$$\text{PHA } \langle RSPEC \rangle [\{ '+' | '-' | ', ' \} \langle EXPR \rangle]$$

Operators in $\langle EXPR \rangle$ bind stronger than the initial $\{ '+' | '-' \}$.

2.13 POKE



Syntax:

POKE $R_d = R_x$

Result:

None

Effect:

Stores the value of R_x into register R_d , but not into the normal result register identified by the instruction address. If the condition is not true, the last opcodes result *will* be stored into the normal result register.

Parser:

POKE $\langle RSPEC \rangle \text{ '}' \langle RSPEC \rangle$

2.14 STOP

[illegible]

Syntax:

STOP

Result:

The previous opcodes result, but who cares?

Effect:

The execution of the trigger processor stops. The processor becomes ready for a new event.

Parser:

STOP

2.15 SUB



Syntax:

$$\text{SUB } R_x \gg i_4 - R_y \gg j_4$$

Result:

$$R_x \cdot 2^{-i_4} - R_y \cdot 2^{-j_4}$$

Effect:

Subtract two register values, each may be shifted before subtraction by up to eight bits to the left or seven bits to the right.

Caveats:

The result is properly sign extended and overflow is prevented.

Parser:

$$\text{SUB } \langle RSPEC \rangle [\langle BSHIFT \rangle] \text{ ' - ' } \langle RSPEC \rangle [\langle BSHIFT \rangle] \\ \langle BSHIFT \rangle : \{ \text{' <<' | ' >>' } \} \langle MEXPR \rangle$$

2.16 TRIM

c_2	0	0	0	1	0	1		v_8		u_8		R_x
-------	---	---	---	---	---	---	--	-------	--	-------	--	-------

Syntax:

TRIM R_x, u_8, v_8

Result:

$$\begin{array}{ll} \text{when } R_x \leq u_8 & : 0 \\ \text{when } u_8 \leq R_x \leq u_8 + v_8 & : R_x - u_8 \\ \text{when } v_8 \leq R_x & : v_8 \end{array}$$

Effect:

Return R_x , limited to a range, offset to zero.

Parser:

$$\text{TRIM } \langle RSPEC \rangle \text{ ', ' } \langle EXPR \rangle \text{ ', ' } \langle EXPR \rangle$$

2.17 Syntax

Optional parts are set in square brackets [...]. Parts set in double square brackets may appear any number of times. Alternatives are set in curly brackets {...|...}.

$\langle LINE \rangle : [\{ \langle ASSIGN \rangle \mid \langle COMMAND \rangle \mid \langle DIRECTIVE \rangle \}] [\{ '\# ' \mid '""' \} \langle COMMENT \rangle]$
 $\langle ASSIGN \rangle : \langle ID \rangle '=' \langle EXPR \rangle$
 $\langle COMMAND \rangle : [\langle ID \rangle '='] [\langle COND \rangle] \langle INSTR \rangle$
 $\langle COND \rangle : [\{ 'ifC' \mid 'ifS' \mid 'ifN' \mid 'if1' \}]$
 $\langle INSTR \rangle : \langle MEMONIC \rangle [\langle PARAMETERS \rangle],$ see previous sections
 $\langle EXPR \rangle : \langle AEXPR \rangle [\{ '<<' \mid '>>' \} \langle AEXPR \rangle]$
 $\langle AEXPR \rangle : \langle MEXPR \rangle [[\{ '+' \mid '-' \} \langle MEXPR \rangle]]$
 $\langle MEXPR \rangle : \langle EEXPR \rangle [[\{ '*' \mid '/' \} \langle EEXPR \rangle]]$
 $\langle EEXPR \rangle : [[\{ '+' \mid '-' \mid '!' \}] [\{ \langle ID \rangle \mid \langle NUM \rangle \mid \langle REG \rangle \mid \langle FUNC \rangle \mid '(' \langle EXPR \rangle ')' \}]]$
 $\langle RSPEC \rangle : \langle EEXPR \rangle$
 $\langle REG \rangle : 'R' '[' \langle EXPR \rangle ']'$
 $\langle ID \rangle : '/' [.a-zA-Z] [.a-zA-Z0-9_]+/'$
 $\langle NUM \rangle : \text{float}(\cdot) \mid \text{int}(\cdot, 0)$
 $\langle FUNC \rangle : '$' \langle ID \rangle '(' \langle EXPR \rangle [[',' \langle EXPR \rangle]] ')'$
 $\langle CEXPR \rangle : \langle EXPR \rangle [[\langle COP \rangle \langle EXPR \rangle]]$

Expressions can have three different types, integer, float, and register. An $\langle RSPEC \rangle$ must be of type register. All other expressions in $\langle PARAMETERS \rangle$ must be integer, except for a MULI factor without explicit shift, which may be a float.

3 Assembler

The assembler `l3.py` parses a program and yields the opcodes in hexadecimal notation. A program consists of a stream of lines. A line can be

- a comment,
- an assignment,
- a directive,
- an opcode statement.

A comment is a line that contains only whitespace up to the first `#` character. Other lines may contain comments after a `#`, except for some directives.

A sequence of three double quotes is also treated as a comment, up to the end of the line. This allows to hide assembly statements from Python, for example to load constant definitions into a python script.

3.1 Assignments

An assignment has the form

$$\langle identifier \rangle = \langle expression \rangle$$

An $\langle identifier \rangle$ is a name composed of letters, digits, underscore and periods. It must not start with a digit. Case is significant.

The period by itself is an identifier that represents the current instruction memory address. This can and should be the target of an assignment. The address increments after each opcode instruction.

Identifiers may be redefined. The last definition preceding the current line is used. Identifiers subject to a `.forward` directive shall not be explicitly defined multiple times.

3.2 Expressions

An $\langle expression \rangle$ can be composed of identifiers, numbers, function calls and register addresses, combined with operators and parenthesis.

Numbers can be any Python integer constants or floats. Floats are not supported everywhere. Floats are mostly useful as arguments for the `MULI` opcode, directly or via identifiers.

3.2.1 Register expressions

A register value represents a command address and its associated result register. An expression of type register is any identifier that represents such a value, or a term of the form $\mathbf{R}[\langle expression \rangle]$. The difference of two register values is an integer. The sum of a register and an integer is a register. No further math is allowed with register values.

To cast any expression to a register, put it into an $\mathbf{R}[]$. To cast a register expression to an integer, subtract $\mathbf{R}[0]$.

3.2.2 Functions

An expression can call functions. Function names must be preceeded with a \$ sign.

$\$LOG()$: compute a logarithm base 2, just the same as the $\langle LOG \rangle$ instruction, yield an integer.

$\$log2()$: compute the logarithm to base 2, yield a float.

$\$floor()$: yield an integer.

$\$ceil()$: yield an integer.

$\$power(b,x)$: compute the power b^x .

3.3 Directives

A directive starts with one of the following reserved identifiers:

`.print` $\langle text \rangle$

Print the remaining line to the diagnostic output. Substrings of the form $\$IDENDIFIER$ or $\${IDENDIFIER}$ are substituted by the value of the identifier, which must be defined.

`.include` $\langle filename \rangle$

The rest of the line must be a filename. The directive is replaced by the contents of the file. Includes can be nested to any depth.

`.forwardfile` $\langle filename \rangle$

Open an auxiliary file for forward declarations.

The rest of the line must be a filename that may not necessarily exist and that may be written or replaced by the assembler at the end of the compilation.

The contents of the file is included, if it exists. A new file is opened for writing, with `.new` appended to the filename.

At the end of the compilation the new file replaces the old one when any `.forward` mismatches were detected.

`.forward` *<identifier>*

Declare a identifier that is used before it is defined.

A `.forwardfile` directive must precede any `.forward` directive.

The next token on the line must be an identifier. If the identifier is not defined, it will be defined with the value 0. The identifier is then marked as a forward declaration. If the identifier is later redefined, an assignment will be written to the forwardfile. If the new value differs from the old value, a warning is emitted, and the forwardfile is marked for replacement.

In the first assembly run, the forwardfile will not exist, most forward declarations will mismatch, and the new forwardfile will be saved. In the following runs, the forward declarations will be defined by the inclusion of the existing forwardfile. Unless the program changed, no mismatches will happen, and the program will assemble properly. The forwardfile will not be replaced, to not confuse the Makefile.

`.name` *<identifier>*

Set the name of the current source file, to assign a version to this source.

`.version` *<text>*

Set the version string for this source file. Put the Subversion `$Revision$` on this line.

`.if` *<expression>*

`.ifdef` *<identifier>*

`.ifndef` *<identifier>*

`.elseif` *<expression>*

`.else`

`.endif`

Conditional assembly.

3.4 Opcode Statements

An assembly statement has the form

$$[\langle identifier \rangle =] [\langle condition \rangle] \langle mnemonic \rangle [\langle arguments \rangle]$$

with optional items in square brackets. The optional assignment defines the identifier with the value of the instruction address. It is shortcut for an assignment

$$\langle identifier \rangle =.$$

preceding the assembly statement. The identifier can later be used as a register specification or GOTO target.

The $\langle condition \rangle$ can be `if1`, `ifC`, `ifN`, or `ifS`, and defaults to `if1` (unconditional).

The $\langle mnemonic \rangle$ is a reserved identifier, all uppercase letters, any of the names of the opcodes described in the previous section.

The $\langle argument \rangle$, if any, contains constants, register specifications, and punctuation according to the syntax described above for each opcode.

A register can be specified as an identifier, or as

$$R[\langle expression \rangle]$$

with literal uppercase `R` and square brackets. The expression must resolve to the register address. Two higher bits are ignored.

Any constant can be specified as an $\langle expression \rangle$.

Most constants with the associated operators in the syntax definitions are optional and default to a neutral value.

Some register specifications are optional and default to the identifier `Z`.

3.5 Conventions

Programs should start with

$$Z = \text{SUB } .-. .$$

to initialize a register with value zero.